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Abstract—Stochastic computing (SC) is an emerging comput-
ing technique that promises high density, low power, and error
tolerant solutions. In SC, values are encoded as unary bitstreams
and SC arithmetic circuits operate on one or more bitstreams.
In many cases, the input bitstreams must be correlated or
uncorrelated for SC arithmetic to produce accurate results.
As a result, a key challenge for designing SC accelerators is
manipulating the impact of correlation across SC operations.
This paper presents and evaluates a set of novel correlation
manipulating circuits to manage correlation in SC computation:
a synchronizer, desynchronizer, and decorrelator. We then use
these circuits to propose improved SC maximum, minimum,
and saturating adder designs. Compared to existing correlation
manipulation techniques, our circuits are more accurate and up
to 3× more energy efficient. In the context of an image processing
pipeline, these circuits can reduce the total energy consumption
by up to 24%.
Index Terms—Stochastic computing, correlation manipulation
I. INTRODUCTION
The search for high density and low power solutions has
accelerated interest towards a wide variety of alternative
computing techniques and technologies. Stochastic computing
(SC) is one such emerging computing technique that has
recently enjoyed renewed interest because of its compact
size, low power, and improved error tolerance. Unlike binary-
encoded (BE) computation, SC uses unary-encoded bitstreams
(time series of 1s and 0s) to encode values [1].
In SC, the value of a bitstream is encoded by the number
of constituent 1s and 0s, and the precision of the bitstream is
governed by the bitstream length. For instance, the bitstream
X = 01000100 encodes the value pX = 0.25 since there
are two 1s and the bitstream length is 8. This encoding
allows for area efficient and low power implementations of
arithmetic primitives such as multiplication. For instance, given
two bitstreams X = 01010101 (pX = 0.5), Y = 11111100
(pY = 0.75), we can compute the product Z = 01010100
(pZ = 0.375) by calculating the bitwise AND of X and
Y . Notice that the multiplication is only accurate because
the inputs X and Y are generated independently and hence
uncorrelated. Also notice that what SC circuits gain in
power and area, they lose in performance: run time in SC
is proportional to the length of the bitstream.
Unlike BE computation, many operations in SC do not yield
exact results. There are two primary sources of errors in SC:
errors due to quantization, and errors due to insufficient or
TABLE I: SC functions implemented by a two-input AND
gate. Different correlation results in different functions.
Inputs X Y X&Y Function
Positively
Correlated
10101010
(0.5)
10111011
(0.75)
10101010
(0.5) min(pX , pY )
Negatively
Correlated
10101010
(0.5)
11011101
(0.75)
10001000
(0.25) max(0, pX+pY −1)
Uncorrelated
Inputs
10101010
(0.5)
11111100
(0.75)
10101000
(0.375) pX × pY
excessive correlation between input operand bitstreams. In SC,
the input and output precision of arithmetic operations is the
same; as a result, any arithmetic operation which requires
higher output precision than input precision (e.g. addition)
results in quantization errors in SC.
In contrast, errors due to correlation arise because of
over-correlated or insufficiently correlated SC input operands;
many SC circuits require correlated or uncorrelated inputs
to operate correctly. Table I shows the set of implementable
functions using a 2-input AND gate where input operands
have the same value but different correlation levels. Notice that
uncorrelated input bitstreams correctly calculate multiplication
while the two other cases with positively/negatively correlated
input bitstreams realize different functions. Manipulating and
managing the impact of correlation is the focus of this paper.
This paper presents a set of new SC correlation manipulating
circuits: a synchronizer and desynchronizer for increasing
positive and negative correlation respectively, and a decorrelator
for reducing correlation. Existing correlation manipulation
techniques rely on correlated or uncorrelated random number
generators when bitstreams are generated [2]; this can be
prohibitively expensive since converting bitstreams to and from
the BE domain requires significant power and area overheads.
Instead, the correlation manipulating circuits proposed in this
work can be inserted at appropriate points in the computation
and are more energy efficient than converting to and from the
BE domain (discussed later). We also propose improved SC
maximum and minimum circuits using our synchronizer, and
an improved SC saturating adder using our decorrelator; we
also demonstrate the utility of our correlation manipulating
circuits in the context of an image processing pipeline.
Our contributions are as follows: (1) A novel synchronizer
and desynchronizer circuit for increasing positive and negative
correlation respectively between two SC bitstreams. (2) A
novel decorrelator circuit for reducing correlation between two
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SC bitstreams. (3) An improved SC maximum and minimum
design using synchronizers, and an improved saturating adder
using desynchronizers.
The paper is organized as follows: Section II provides
background on SC. Section III presents our new correlation
manipulating circuits and improved SC circuits. Section IV
evaluates correlation manipulating circuits in the context of an
image processing pipeline. Section V presents related work.
II. BACKGROUND
This section provides background on SC and discusses the role
of correlation.
A. Stochastic Computing Basics
Stochastic computing (SC) is an alternative computing tech-
nique introduced in the 1960s [1] and uses unary bitstreams
(time series of 1s and 0s) to represent values. The value of
a bitstream is encoded by the number of 1s and 0s, and the
precision is determined by the bitstream length. SC bitstreams
are often referred to as stochastic numbers (SNs) and either
use unipolar or bipolar encodings.
In unipolar-encoded SNs, 1s have a weight of +1 and 0s
have a weight of 0; the encoded value is the sum of each
position in the SN divided by the SN length N , and is limited
to the range [0, 1]. For instance, the SN X = 01100001 has
the value pX = 3/8 since there are three 1s. Alternatively,
bipolar-encoded SNs weight 1s as +1 and 0s as −1 allowing
them to encode both negative and positive values in the range
[−1, +1]. For example, the same SN X = 01100001 has the
value pX = −1/4 under bipolar encodings.
The key strength of SC circuits is that they are extremely
dense, low power, and error tolerant. For instance, an SC
multiplication can be implemented by a single AND gate
(Fig. 1a) since, given two SNs X and Y with SC values
pX and pY respectively, the bitstream Z = X&Y has value
pZ = pXpY . Notice that the SNs X and Y are assumed to be
uncorrelated, otherwise the fidelity of the SC multiplication
breaks down. SC addition is implemented using a multiplexor
with input SN operands as the data inputs, and an uncorrelated
auxiliary SN with value pR = 0.5 as the select signal. The SC
adder effectively samples each input SN with equal probability
resulting in a scaled sum pZ = 0.5(pX + pY ). An example of
SC addition is shown in Fig. 1b.
Notice that in SC, all bits have equal weight which
means the equivalent precision of a SN with length N is
approximately log2(N) since it can represent the values
{0/N, 1/N, 2/N, ..., (N − 1)/N,N/N}. Consequently, the
(a) (b)
0
1
X = 01110111
pX = 0.75
Y = 11000000
pY = 0.25
R = 10100110
pR = 0.5
pZ = 0.5(pX + pY)
Z = 11010001
pZ = 0.5
X = 01010101
pX = 0.5
Y = 00111111
pY = 0.75
Z = 00010101
pZ = 0.375
pZ=pX×pY
Fig. 1: Example operation of SC (a) multiplication, and (b)
addition.
input and output SNs for all arithmetic operations must have
the same precision. This highlights one source of error in SC:
quantization errors due to precision reduction. For instance,
consider SC addition which has a scale factor of 0.5 in the
resulting sum; this forces the output SN precision to be the
same as the input SN precision, and as a byproduct drops the
least significant bit of the true sum. However, fatal levels of
precision reduction can often be avoided by increasing the
bitstream length or using higher precision conversion circuits
such as accumulative parallel counters (APC) [3].
To generate SNs, SC uses digital-to-stochastic (D/S) convert-
ers (Fig. 2g) which takes the BE integer value x ∈ [0, N ], and a
random integer value r ∈ [0, N ] produced by a random number
generator (RNG). The RNG value r is compared against x to
produce the desired SN with value pX = x/N . The choice
of RNG is vitally important since correlated or uncorrelated
RNGs can be used to generate correlated or uncorrelated SNs
respectively. To convert a SN back to the BE domain, we use a
stochastic-to-digital (S/D) converter (Fig. 2f) which is realized
by a counter that sums up each bit in the SN. S/D converters,
D/S converters, and RNGs are overheads unique to operating
in the SC domain, and individually they are much larger and
consume more power than SC arithmetic circuits. However,
these overheads can be amortized over many SC operations by
judiciously exploiting application data reuse and composing
multiple operations together.
B. Correlation Sensitivity
Managing and manipulating correlation between SNs in SC
computation is critical for producing accurate results. Fig. 2
shows the set of known arithmetic correlation sensitive circuits;
note how some SC operations are more accurate when their
input SNs are correlated. There are three ways to mitigate
the detrimental impact of correlation in SC: (1) use correlated
or uncorrelated RNGs to generate SNs, (2) use correlation
agnostic circuits, or (3) use correlation manipulating circuits
to reduce or enhance correlation between SNs. In SC, the
correlation between two SNs X and Y is quantified using the
SC correlation (SCC) defined in [2] as:
SCC(X,Y ) =
{
ad−bc
N×min(a+b,a+c)−(a+b)(a+c) ad > bc
ad−bc
(a+b)(a+c)−N×max(a−d,0) else
In this definition, a is the number of positions where X and Y
are both 1, b is the number of positions where X is 1 and Y
is zero, c is the number of positions where X is 0 and Y is 1,
and d is the number of positions where X and Y are both 0. A
SCC = 0 means the SNs X and Y are perfectly uncorrelated,
while a SCC = +1 and SCC = −1 indicates maximal positive
and negative correlation respectively.
As mentioned before, the choice of RNG for generating
SNs is important since two SNs generated by uncorrelated
RNGs will also be uncorrelated. Similarly, SNs produced by
the same RNG will be positively correlated. Previous SC work
uses linear feedback shift registers (LFSRs) which are simple
and compact; however, not all LFSR combinations generate
completely uncorrelated SNs. As a result, it is often necessary to
Operation (a) Add (b) SaturatingAdd (c) Subtract (d) Multiply (e) Divide
(f) S/D
Converter
(g) D/S
Converter
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Fig. 2: Correlation sensitive SC operations and converter circuits: (a) scaled add, (b) saturating add, (c) subtract, (d) multiply,
(e) divide, (f) S/D converter, and (g) D/S Converter.
use rotated LFSR outputs or different LFSR seeds to minimize
correlation. More recent work has shown that it is sufficient
to use low-discrepancy sequences such as Van der Corput
(VDC), Halton [7], or Sobol sequences [8]. Unfortunately, it is
impractical to use distinct uncorrelated RNGs to generate all
SNs since RNGs are significantly larger and higher power than
individual SC operations; as a result, most SC computation
amortizes the cost of RNGs by generating many SNs from
each RNG. A key limitation of this technique is that correlation
between SNs can only be induced during D/S conversion and
can not be used to affect the correlation of intermediate SNs.
There exist a handful of correlation agnostic SC operations
which always compute an accurate result regardless of the
correlation between input SNs. Unfortunately, correlation
agnostic variants do not exist for all SC operations. The known
set of correlation agnostic circuits are also larger and consume
more power than then their equivalent correlation sensitive
counterparts. For instance, in our experiments we find that the
correlation agnostic adder introduced in [9] is 5.6× larger and
requires 10.7× more power than the SC adder in Fig. 2a.
Correlation between SNs is also introduced through SC
operations across successive computations. Unfortunately, the
quantitative impact of how each SC arithmetic operation
changes the SN correlation with respect to other SNs is
not well-understood. As a result, it is sometimes difficult or
impractical to completely guarantee correlated or uncorrelated
input SNs across many operations. To correct correlation levels
at intermediary stages of SC computation, we use correlation
manipulating circuits.
One way to mitigate the impact of computation-induced
correlation is to convert all SNs back to the BE domain
using S/D converters and re-encode them to SNs using D/S
converters [10]. This technique is known as regeneration since
it regenerates SNs to reset any correlation that may have
existed or did not exist between SNs. However, regeneration is
expensive to execute since S/D converters and D/S converters
consume one to two orders of magnitude more power and
area than SC arithmetic circuits. A smaller and lower power
alternative to regeneration is inserting isolators [10]; however,
isolators do not modify the order of bits in a SN and can
have limited impact on SCC (shown later). In this work, we
introduce new SC correlation manipulating circuits to make
such correlation manipulation overheads smaller, more effective,
and more energy efficient.
III. DESIGN AND IMPLEMENTATION
We now introduce the design of our new correlation manipu-
lating circuits and improved SC operators.
A. Synchronizer and Desynchronizer
Our novel SC synchronizer and desynchronizer increases
positive and negative correlation respectively between two SNs.
Given two input SNs X and Y , the SC synchronizer (Fig. 3a)
produces two SNs X ′ and Y ′ which are more positively
correlated and have the same value as the input SNs X and
Y respectively. The key idea is to dynamically pair up 1s and
0s from the two input streams as often as possible between
the two input SNs. When X and Y inputs are the same, the
synchronizer simply passes them to the outputs. If X and Y
are different, the synchronizer “saves” the unpaired bit to be
paired with a complement at a later SN index. Pairing up bits
as often as possible effectively induces positive correlation
between the two SNs.
Our desynchronizer relies on a similar principle to increase
negative correlation between two input SNs (Fig. 3b). Instead
of trying to dynamically pair up bits, the desynchronizer
deliberately tries to unpair bits and emit as many unpaired bits
as possible. To do this, when the X and Y inputs are both 1
the desynchronizer saves one of the bits and passes the other.
If the inputs are both zero, it takes a saved bit if available
and overrides one of the zeros. Finally, when input bits are
different, the synchronizer simply passes them since they are
already unpaired. By unpairing as many bits as possible, the
resulting SNs become negatively correlated.
To quantify their efficacy, we measure average SCC before
and after each design, and the average bias. Bias is defined
as the deviation in the output values from the input values.
Ideally the bias should be zero since our circuits should only
alter the SN correlation and not SN value. Table II shows the
initial and resulting SCCs, and average bias of result SNs for
several RNG configurations averaged over all possible input
values. To measure induced correlation, we deliberately chose
RNGs that initialize input SNs to be minimally correlated for
the synchronizer and desynchronizer. We also provide one
RNG configuration where the inputs are initially positively
S1
In: X == Y
Out: X`=X, Y`=Y
S2S0
In: X=0, Y=1
Out: X`=0, Y`=0
In: X=1, Y=0
Out: X`=1, Y`=1
In: X=1, Y=0
Out: X`=0, Y`=0
In: X=0, Y=1
Out: X`=1, Y`=1
In: X == Y
Out: X`=X, Y`=Y
In: X == Y
Out: X`=X, Y`=Y
In: X=0, Y=1
Out: X`=0, Y`=1
In: X=1, Y=0
Out: X`=1, Y`=0
Save Unpaired X Bit Save Unpaired Y Bit
Initial State
Pair Saved X Bit Pair Saved Y Bit
(a) Synchronizer instance with save depth D = 1.
S1 S2
S0
In: X=1, Y=1
Out: X`=0, Y`=1
In: X=1, Y=1
Out: X`=1, Y`=1
In: X=1, Y=1
Out: X`=1, Y`=1
In: X ^ Y == 1
Out: X`=X, Y`=Y
Save 
Paired 
X Bit
Save 
Paired 
Y Bit
Initial State
Emit Saved X 
Bit
Emit Saved Y 
Bit
S3
In: X ^ Y == 1
Out: X`=X, Y`=Y
In: X ^ Y == 1
Out: X`=X, Y`=Y
In: X ^ Y == 1
Out: X`=X, Y`=Y
In: X=1, Y=1
Out: X`=1, Y`=0
In: X=0, Y=0
Out: X`=1, Y`=0
In: X=0, Y=0
Out: X`=0, Y`=1
In: X=0, Y=0
Out: X`=0, Y`=0
In: X=0, Y=0
Out: X`=0, Y`=0
(b) Desynchronizer instance with save depth D = 1.
Fig. 3: Correlation inducing SC designs: (a) synchronizer, and (b) desynchronizer.
TABLE II: Average SN correlation before and after correlation
manipulating circuits (N = 256).
Design XRNG
Y
RNG
Input
SCC
Output
SCC
X’
Bias
Y’
Bias.
Synchronizer
(Fig. 3a)
VDC Halton -0.048 0.996 -0.001 -0.002
LFSR VDC -0.062 0.903 -0.002 -0.001
Halton Halton 0.984 0.992 -0.002 -0.002
Desynchronizer
(Fig. 3b)
VDC Halton -0.048 -0.981 -0.002 0
LFSR VDC -0.062 -0.788 -0.002 0
Halton Halton 0.984 -0.930 -0.003 0
Decorrelator
(Fig. 4a)
LFSR LFSR 0.992 0.249 0.000 -0.004
VDC VDC 0.992 0.168 0.001 0.003
Halton Halton 0.984 0.067 0.001 0.002
Isolator
Insertion
LFSR LFSR 0.992 0.600 -0.002 0.000
VDC VDC 0.992 -0.637 -0.004 0.000
Halton Halton 0.984 -0.353 0.002 0.000
Tracking
Forecast
Memory [11]
LFSR LFSR 0.992 0.654 -0.014 -0.051
VDC VDC 0.992 0.779 0.246 0.363
Halton Halton 0.984 0.353 -0.005 -0.007
correlated to test the desynchronizer. In general, we find that
our synchronizer and desynchronizer designs work well across
all configurations. We also observe stronger induced correlation
when the input SNs have low discrepancy (i.e. generated with
Halton and VDC RNGs). The results also show that on average
there is a slight negative bias in the resulting SNs. This is
due to saved bits getting “stuck” in the FSM at the end of the
computation.
B. Generalized Designs and Composition
The synchronizer and desynchronizer designs can both be
generalized or composed to improve the strength of the induced
correlation. To generalize these designs, the key idea is to
extend the FSMs to save additional bits. For the synchronizer,
this is equivalent to adding an equal number of states to the
left and right of the FSM to track how many bits from X and
Y have been saved. For the desynchronizer, we add additional
FSM states and transitions to the FSM cycle to represent other
possible saved bit configurations. We refer to the number of
bits that a synchronizer and desynchronizer can save as the
save depth D. The key idea is that by having a larger save
depth, the designs will be more resilient to runs of 1s and 0s
which reduce their efficacy.
These extensions present their own challenges: for designs
with large D, it is possible for the saved bits to get “stuck” in
the FSM before they can all be paired or unpaired. In adversarial
cases, this can result in larger biases from the original value if
the saved bits in the FSM are not emitted before the end of
the SN. To mitigate this issue, one could add an optional FSM
flush functionality which requires keeping track of the current
offset into the bitstream t. If the number of remaining saved
bits in the FSM is greater than or equal to t, it forces the FSM
to emit the saved bits regardless of saved state. However, these
modifications require additional overheads and can become
tremendously expensive for large save depth D.
An alternative way to enhance correlation strength is
to compose multiple synchronizers or desynchronizers with
minimal depth D = 1 together in series. Each synchronizer or
desynchronizer will improve the correlation albeit with dimin-
ishing returns. In the limit, output SNs will eventually become
maximally correlated. However, like the FSM extensions, it is
still possible for residual bits to remain in each FSM resulting
in compounding bias errors. To address this issue, the FSMs
can be modified to start with a saved X or Y bit by adjusting
the initial state.
C. Decorrelator
We now introduce our decorrelator which is designed to take
two SNs and emit two less correlated SNs. Our decorrelator is
composed of two shuffle buffers (Fig. 4b). A shuffle buffer is
a small memory which randomly replaces and emits bits. At
each cycle, the shuffle buffer will either pass the current input,
or store the current input and emit a previously stored input.
The depth D of the memory can be parametrized; intuitively,
a deeper memory allows the shuffle buffer to scramble bits
across longer segments of the SN. To determine which bit to
store and emit at a given cycle, the decorrelator requires an
auxiliary RNG input. To decorrelate two different SNs, we use
two shuffle buffers with different RNGs.
The efficacy of the decorrelator design for two SNs is shown
in Table II for several correlated SN configurations. On average,
we find that the decorrelator significantly reduces the correlation
between SN operands. To reduce bias errors, we initialize half
of the buffer in the design to 1s and the others to 0s so that on
average fewer 1s from the input SNs will get “stuck” in the
buffer. Like the synchronizer and desynchronizer, decorrelator
designs can be composed in series to further reduce correlation.
We also evaluate isolators and tracking forecast memories [11]
for decorrelating SNs, and find they are both less effective than
our proposed decorrelator.
D. Improving SC Operations
We now show how we can improve SC operations using our new
correlation manipulating circuits for SC maximum, minimum,
and saturating add which were originally proposed in [2]. Our
improved SC maximum combines the synchronizer design
with an OR gate (Fig. 5a) while the SC minimum combines
the synchronizers with an AND gate (Fig. 5b). For the SC
maximum, the key insight is that for input SNs with maximal,
positive correlation, the larger SN will exactly mask the smaller
SN when taking the OR of the two SNs; the OR gate will
also propagate any extra 1s in the larger SN. If input SNs are
not positively correlated, the resulting SN will be less accurate
and have a value strictly greater than or equal to the larger
input SN. Thus, we use the new synchronizer design to induce
positive correlation between the two input SNs before feeding
the them to the OR gate. A similar idea is used to calculate
the minimum between two SNs. Instead of an OR gate, we use
an AND gate to pass at most the maximum number of masked
1s between the SNs; this results in a SN with the minimum
value. Finally, we prepend a desynchronizer to the OR gate
to improve the SC saturating adder which requires negatively
correlated inputs (Fig. 5c).
To evaluate accuracy, we exhaustively generate all possible
inputs using two uncorrelated RNGs - a VDC sequence and
Halton sequence with base 3 - and report average absolute
error. We also evaluate the design power, area, energy, and
accuracy across several maximum designs: (1) single OR gate,
(2) our improved synchronizer-based maximum, and (3) the
correlation agnostic maximum (CA maximum) in [12]. For
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Fig. 5: Improved SC circuits: (a) maximum, (b) minimum, and
(c) saturating add.
TABLE III: Average absolute error, bias, area, power, and
energy for SC maximum and minimum designs for N = 256.
Design Abs. Error Avg. Bias
Area
(µm2/op)
Power
(µW/op)
Energy
(pJ/op)
OR Max. 0.087 0.087 2.16 0.26 165
CA Max. 0.006 0.001 252.36 56.7 36288
Sync. Max. 0.003 0.003 48.6 4.89 3130
AND Min. 0.082 -0.082 2.16 0.25 158
Sync. Min. 0.005 0.005 45.0 8.38 5363
SC minimum, we compare (1) a single AND gate and (2) our
synchronizer-based minimum.
Table III compares our improved synchronizer-based max-
imum and minimum against prior work, and shows that our
designs are more accurate than simply using an OR gate without
correlation manipulation. Compared to the CA maximum, our
synchronizer-based design is 5.2× smaller and 11.6× more
energy efficient with minimal accuracy loss. Using a deeper
save depth can improve accuracy but also increases power, area,
and energy relative to other designs. As with many aspects
of SC, this illustrates a design trade off: more accurate SC
functional units are larger and consume more power. We also
observe similar results for the synchronizer-based minimum
design.
IV. IMAGE PROCESSING CASE STUDY
This section evaluates the relative power, area, energy, and
accuracy of an image processing pipeline to illustrate the merits
of our new correlation manipulating circuits.
A. Methodology
We evaluate the power, area, accuracy, and energy of a Gaussian
blur (GB) followed by a Roberts cross edge detector (ED) [13]
SC accelerator for several configurations. This image processing
pipeline illustrates the role of correlation manipulation since
the SC Gaussian blur requires inputs to be uncorrelated while
the edge detector requires positively correlated inputs. Our
accelerator architecture expects the input image to be tiled
and processes each tile individually one at a time. All outputs
within each tile are computed in parallel before moving on to
the next tile. For this evaluation, we use a 10×10 input tile
size.
We evaluate several SC accelerator variants: (1) an accel-
erator with no correlation manipulating circuits between GB
and ED, (2) an accelerator that uses regeneration between the
GB and ED, and (3) an accelerator that uses synchronizers
to manipulate correlation between GB and ED. For each
design, we synthesize, place, and route each accelerator using
a TSMC 65nm library with Synopsys Design Compiler, IC
Compiler, and PrimeTime. For power measurements, we use
post-placement and route simulation using random traces to
make measurements data agnostic. To model quality, we use a
cycle-level simulator which uses models that have been verified
against RTL simulation traces. We report accuracy in terms
of the average absolute error of the SC result compared to a
floating point baseline image.
TABLE IV: Image results for GB followed by ED. Using
synchronizers is more energy efficient than using regeneration.
Design FloatingPoint
SC No
Manipulation
SC
Regeneration
SC
Synchronizer
Image
Result
Area – 24313 µm2 34802 µm2 36202 µm2
Energy – 1383nJ/frame
1971
nJ/frame
1505
nJ/frame
Abs.
Error 0 0.076 0.019 0.020
B. Evaluation Results
Table IV shows the quality, energy, and area results for the
combined GB and ED accelerator. We find the image quality
and average absolute error is markedly better when using
regeneration or synchronizers between image processing kernels
than the results generated by the design without correlation
manipulating circuits. In terms of energy, our synchronizer-
based design improves total accelerator energy consumption
by 24% over the design using regeneration. We also find the
average absolute error difference between the design using
regeneration versus our new design is negligible.
We also compare the overheads of synchronizer circuits and
regeneration. To do this, we tabulate the power break down
for S/D converters, D/S converters, compute kernels, RNGs,
and synchronizers. We then aggregate the costs associated
only with correlation manipulation. The two designs require
different numbers of S/D and S/D converters, and synchronizers
to accomplish the same task; in this case, our synchronizer-
based design requires 2× more synchronizers than the number
of S/D and D/S converters used by regeneration. This is
because synchronizers only induce correlation between two
SNs while using regeneration induces correlation between all
SNs. Fortunately, for many applications like the ED kernel, it
is sufficient to induce correlation between pairs of SNs. As a
result, we find that the overhead of correlation manipulation
using synchronizers is 3.0× more energy efficient than when
using regeneration.
V. RELATED WORK
We are not the first to exploit correlation manipulating circuits
to improve the fidelity of SC computation. Ting and Hayes [10]
introduce an algorithm for placing isolator circuits to decorre-
late SNs. However, isolators are limited in that they only shift
bits by a fixed offset and do not scramble relative bit order;
our decorrelator can scramble bit order across larger segments
of the SN. Tehrani et al. [11], [14] propose edge memories and
tracking forecast memories (TFM) for improving SN correlation
in low-density parity-check (LDPC) decoding. Since TFMs
were designed specifically for LDPC decoding, they do not
generalize as well as our new decorrelator design; TFMs are
also larger since portions of the TFM require binary-encoded
arithmetic. Finally, Parhi et al. [15] propose a technique for
synthesizing correlated and uncorrelated SNs but do not propose
generic correlation manipulating circuits.
VI. CONCLUSIONS
This paper presents a new set of correlation manipulating
circuits - a synchronizer, desynchronizer, and decorrelator - for
managing correlation between SNs. We propose improved SC
maximum, minimum, and saturating adder designs based on
our correlation manipulating circuits, and show that they are
smaller, more accurate, and lower power than previous designs.
Finally, we show how using correlation manipulating circuits
can improve the accuracy of SC computations and are more
energy efficient than using existing correlation manipulation
techniques in the context of an image processing pipeline.
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